The design of phase frequency detector (PFD) 
Introduction
Phase locked loops (PLL) are widely used for clock phase synchronization, frequency synthesis, wireless systems, digital circuits, high performance microprocessor systems and disk driven electronics [1] . There is an increasing demand for a high frequency operation and low jitter PLL. A common architecture for clock generation uses a phase frequency detector (PFD) for simultaneous phase and frequency acquisition. Traditional phase frequency detector finds out the difference in phase and frequency between two inputs [3] . These frequency inputs are reference frequency and the output of voltage controlled oscillator [2] . A difference in phase results in a pulse generated at either the UP or DOWN output of the PFD. Ideally, the pulse width is linearly proportional to the phase difference. Current-mode-logic circuits play an important role in the design of CMOS frequency synthesizers for modern wireless digital communication systems [6] . Current mode logic (CML) is a popular logic style for high speed circuits. This type of logic was first implemented using bipolar transistors [4] and extended for applications with MOS transistors. Conventional CMOS, however, has almost negligible static power dissipation but still the dynamic power dissipation during transition from one logic level to another has led to the development of a logic that reduced the dynamic power dissipation. Thus the Current Mode Logic (CML) was introduced as it requires a smaller dynamic power than that of the conventional logic because of smaller output swings [5] . In CML_PFD the D-latch has been designed using Current Mode logic. The D latch here is negative edge triggered. PMOS_1 and PMOS_2, PMOS_1 and PMOS_3, NMOS_6 and NMOS_3 working as current mirror source. PMOS_4 and PMOS_6 is diode connected load which remain in saturation region. D and D_BAR are given at NMOS_2 and NMOS_5 respectively while CLK and CLK_BAR at NMOS_1 and NMOS_7. NMOS_6 and NMOS_9 are used to provide ground path to outputs when CLK_BAR signal is high. This force the circuit to be in reset state. The working of D latch depends on the clock condition which has been explained as follows with the two possible conditions: Case 1: When Clk=1 and ClkX=0 a) When D=1 and DX=0 then PMOS_3 is ON and thus Q=1 b) When D=0 and DX=1 then PMOS_3 is ON and a path is provided to ground through NMOS_5 and NMOS_1 and thus Q=0 Case 2: When Clk=0 and ClkX=1
Then Q will remain in same state as previous because NMOS_8 and NMOS_9 are acting as hold circuit.
Thus the D latch in CML_PFD is the main building block and responsible for overall characteristics of CML_PFD. On Comparing Figure 3 and Figure 4 we notice that PMOS_2 and PMOS_3 are removed which results in the reduction of the number of current mirrors, hence the dependence on the current reduces considerably. With this the glitches in the output are reduced and the same can be observed from the graphs of CML_PFD and M_CML_PFD in locked state. Here PMOS_6 acts as load and is in saturation always. Also the transistor count in M_CML_PFD is reduced further decreasing the power dissipation. A reduction in delay and faster response is observed too in the proposed circuit. 
Simulation Results
The simulations mentioned above were done using Tanner tools 14 version. With the help of S-EDIT, W-EDIT, L-EDIT net list was generated and SPICE commands were used to obtain various parameters mentioned in the Table 1 . Figure 5 (a) displays the pfd characteristics of CML_PFD when output of VCO (fback) and reference frequency (fref) are of same frequencies. In it we can observe that whenever both the falling edges of fback and fref occur simultaneously, there will be a glitch on up and down signal displaying that the two frequencies are locked in phase as well as frequency Next, if fback is leading fref then the up signal goes high and remains in the For Plotting the transfer curves use the option of Arithmetic traces in W-Edit. The transfer curve has c-b(ns) value on Y axis and k(ns)value on X-axis. This shows the variation of difference of V(up) and V(down) with respect to the delay (k) sweep set for the Voltagesource_2. This in turn is represents no dead zone if the graph obtained is linear "Dead zone" is a problem that occurs in non-ideal PFD's generally resulting in the flatness of the phase response graph near the origin thus contributing to the occurrence of phase noise and jitter. The PFD doesn't detect the phase error when it is within the dead zone region, then PLL locks to a wrong phase which is highly undesirable and the probability of obtaining inaccurate results increases substantially. But the improvised design presented in this paper leads to a dead zone free PFD as depicted by the transfer curve shown in Figure 7 and Figure 8. 
Output Waveforms

Delay
The benefit of a faster logic propagation delays in speed critical paths of mixed signal applications such as the phase detector of a high-speed PLL is invaluable [5] .
The propagation delay or in a mixed signal circuit can lead to errors and noise. Thus for the reduction in noise it is very important to obtain a high speed circuit or indirectly reduce the total circuit delay. 
Conclusions
This paper presents PFD architecture using current mode logic technology which is a novel one. While on one hand it is dead zone free on the other it consumes low power and operates at a better speed. Zero dead-zone implies that the PFD can detect any amount of phase error thus probability of occurrence of an error has been considerably reduced.
 The M_ CML_PFD which is proposed here is found to be better in performance than the CML_PFD, as the transistor count is reduced.  As it can be inferred from the Table 3 , the power dissipation of the proposed CML_PFD is 15.72% less than the previous CML_PFD.  Similarly delay is is reduced by 2.37 times as compared to the previous CML_PFD.  Also noise experienced is reduced by 6.5% which is a noticeable Figure as noise is a very important parameter. 
